Skill

regmap-pipeline

Single-source register map pipeline: keep one regmap.md per module as the source of truth, generate register documentation (Markdown + CMSIS-SVD) and SystemVerilog assertions (reset / RO / W1C / reserved / address-range) from it, and check RTL vs. register map consistency. Use when the user adds or

Claim this listing

Connect your GitHub to prove you own or maintain this listing. We verify repo access automatically — most publishers are confirmed in seconds.

1Connect GitHub

2Submit your claim

3Auto-verified, or reviewed within 48h