Skill

rtl-code-review

Adversarial, structured review of RTL (Verilog/SystemVerilog) changes: timing risk, maintainability, synthesis-friendliness, interface consistency, with severity grading and a pass/fail gate. Use when the user asks to review RTL changes, run a code review before commit/delivery, or do a reliability

Claim this listing

Connect your GitHub to prove you own or maintain this listing. We verify repo access automatically — most publishers are confirmed in seconds.

1Connect GitHub

2Submit your claim

3Auto-verified, or reviewed within 48h