rtl-signal-trace

Static signal-path tracing and module-dependency analysis for Verilog/SystemVerilog projects: trace a signal from source to sink across module hierarchy, flag clock-domain crossings, and build module dependency graphs to validate file lists (file_list.f). Text-search based, no EDA or AST tooling req