Skill
schematic-generator
Generates schematics, netlists, or HDL from approved, baselined requirements for hardware/PCB projects. Validates physical constraints. Use when building PCB, HDL, or hardware designs after Gate 1 approval and baseline capture.
Claim this listing
Connect your GitHub to prove you own or maintain this listing. We verify repo access automatically — most publishers are confirmed in seconds.
1Connect GitHub
2Submit your claim
3Auto-verified, or reviewed within 48h