delay-model-gate-evaluator

SKILLFlujo de trabajocomunidad
v0.0.0Mr-Fang-VLSIMITActualizado hace 3 mFuente →

Execute delay-model validation gates against HPWL baselines. Use when evaluating model consistency, running Gate-0 contract checks, building Gate-1 bucketed scorecards, performing wirelength-aware correlation checks, or deciding readiness for active optimization.

Community-submitted skill. Not yet reviewed by the Forge team. Full prompt content may not be available.Request review →
8Estrellas del repo
1Clientes
1Formatos
hace 3 mÚltima actualización
Skill
AutorMr-Fang-VLSI
Versión0.0.0
LicenciaMIT
CategoríaFlujo de trabajo
Formatosskill.md
PromptNo publicado
Compatibilidad
Claude✓ Compatible
Cursor
Copilot
ChatGPT
Gemini
Acerca de

Execute delay-model validation gates against HPWL baselines. Use when evaluating model consistency, running Gate-0 contract checks, building Gate-1 bucketed scorecards, performing wirelength-aware correlation checks, or deciding readiness for active optimization.

Palabras clave
skillclaude