AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
Verification confirms publisher identity (repo ownership), not code safety. The security scan covers known CVEs and suspicious install scripts — it cannot prove the absence of malicious code.
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.