delay-model-gate-evaluator

SKILLWorkflowcommunity
v0.0.0Mr-Fang-VLSIMITUpdated 3mo agoSource →

Execute delay-model validation gates against HPWL baselines. Use when evaluating model consistency, running Gate-0 contract checks, building Gate-1 bucketed scorecards, performing wirelength-aware correlation checks, or deciding readiness for active optimization.

Community-submitted skill. Not yet reviewed by the Forge team. Full prompt content may not be available.Request review →
8Repo stars
1Clients
1Formats
3mo agoLast update
Skill
AuthorMr-Fang-VLSI
Version0.0.0
LicenseMIT
CategoryWorkflow
Formatsskill.md
PromptNot published
Compatibility
Claude✓ Supported
Cursor
Copilot
ChatGPT
Gemini
About

Execute delay-model validation gates against HPWL baselines. Use when evaluating model consistency, running Gate-0 contract checks, building Gate-1 bucketed scorecards, performing wirelength-aware correlation checks, or deciding readiness for active optimization.

Keywords
skillclaude