fpga-synthesis-fit

SKILLWorkflowcommunity
v0.0.0MidstallApache-2.0Updated 2mo agoSource →

Use when synthesizing RTL to an FPGA with yosys/nextpnr (ECP5/Lattice and similar), fighting area or routing congestion, measuring Fmax, deciding why a design won't fit or route, or instantiating block RAM; covers the pre-pack vs post-pack metric trap

Community-submitted skill. Not yet reviewed by the Forge team. Full prompt content may not be available.Request review →
15Repo stars
1Clients
1Formats
2mo agoLast update
Skill
AuthorMidstall
Version0.0.0
LicenseApache-2.0
CategoryWorkflow
Formatsskill.md
PromptNot published
Compatibility
Claude✓ Supported
Cursor—
Copilot—
ChatGPT—
Gemini—
About

Use when synthesizing RTL to an FPGA with yosys/nextpnr (ECP5/Lattice and similar), fighting area or routing congestion, measuring Fmax, deciding why a design won't fit or route, or instantiating block RAM; covers the pre-pack vs post-pack metric trap

Keywords
skillclaude

No dependency coverage

This entry publishes no npm package, so Forge has no dependency tree for it. That is a gap in coverage — not a statement that it has no dependencies.