Static signal-path tracing and module-dependency analysis for Verilog/SystemVerilog projects: trace a signal from source to sink across module hierarchy, flag clock-domain crossings, and build module dependency graphs to validate file lists (file_list.f). Text-search based, no EDA or AST tooling req
Static signal-path tracing and module-dependency analysis for Verilog/SystemVerilog projects: trace a signal from source to sink across module hierarchy, flag clock-domain crossings, and build module dependency graphs to validate file lists (file_list.f). Text-search based, no EDA or AST tooling required. Use when the user asks to trace a signal, analyze CDC risk, map module call/instantiation rel
This entry publishes no npm package, so Forge has no dependency tree for it. That is a gap in coverage — not a statement that it has no dependencies.